



VKS232 Datasheet

116×1/116×2 LCD DRIVER

Rev.1.3

Intellectual Property Statement:

Shenzhen Vinka Microelectronics Co., Ltd. (hereinafter referred to as “the Company”) owns legally registered intellectual property rights in both domestic and international jurisdictions. Any unauthorized use of the Company’s products or patented technologies by individuals or organizations is strictly prohibited.

The Company reserves the right to take legal action against any infringement, and to seek full compensation for damages or unlawful gains.

The Company’s name and trademarks are legally protected and may not be used or imitated without explicit written permission. No implied or express license shall be granted under any circumstances.

1 General Description

VKS232 is a dot-matrix storage mapping dual-mode LCD driver that can support LCD screens with a maximum of 116 static scanning points (116SEG×1COM) as well as 232 dynamic scanning points (116SEG×2COM). The single-chip microcomputer can be configured to display parameters and read and write display data through a 3/4-wire serial interface, and can also enter power-saving mode through instructions. It has the characteristics of good contrast, wide viewing Angle and no flicker. It is suitable for products that require high display quality, such as washing machine panels, automotive instruments, and household appliances.

2 Key Features

- Operating voltage: 2.4-5.2V
- Built-in RC oscillator (default)
- Two modes are available (selected through the DS pin):
 - Mode 0 - Drive display points 116×2, dynamic display, 1/2 bias 50% duty cycle (DS pin grounded)
 - Mode 1 - Drive display points 116×1, static display, 100% duty cycle without bias (DS pin connected to a pull-up resistor to VDD)
- Built-in 58×4-bit display RAM, Two RAM mapping modes, corresponding to Mode 0 and Mode 1 respectively
- Power-saving mode (accessed by turning off the display and the oscillator)
- 4-wire serial interface
- Software-configurable LCD parameters
- There are two command formats: writing commands and reading and writing data
- Auto-increment addressing for sequential read/write
- The VLCD pin provides the LCD drive voltage source ($\leq VDD$).
- Three access methods for displaying data
- Available Packages:
 - LQFP128(14.0mm × 14.0mm PP=0.4mm)


3 Product Selection

Part No.	SEG/COM	Bias	Duty	Packaging
VKS114	58×1/57×2/56×3/55×4	1/1, 1/2,1/3 1/4	1/1, 1/2,1/3 1/4	LQFP64
VKS118	118×1	1/1	1/1	LQFP128
VKS146	74×1/73×2/72×3/71×4	1/1, 1/2,1/3 1/4	1/1, 1/2,1/3 1/4	LQFP80
VKS232	116×1/116×2	1/1, 1/2	1/1, 1/2	LQFP128

4 Ordering Information

Part No.	Packaging	Tube Qty	Tray(reel)Qty	Box Qty	Total Qty	Notes
VKS114	LQFP64	-	250/tray	2500/box	15000 PCS	
VKS118	LQFP128	-	90/tray	900/box	5400 PCS	
VKS146	LQFP80	-	90/tray	900/box	54000 PCS	
VKS232	LQFP128	-	90/tray	900/box	5400 PCS	

5 Package Pinout Information(LQFP128)




For more information: [Page 17](#)

5.1 VKS232/LQFP128 Pin Description

No.	Name	I/O	Function
1-116	SEG0-SEG115	O	LCD SEG drive outputs
117-118	COM0,COM1	O	LCD COM drive outputs
119	VB	O	The 1/2 bias voltage output pin is connected to an external capacitor to ensure the stability of the 1/2 bias voltage.
120	VLCD	I	LCD driver voltage
121	VDD	VDD	Positive power supply
122	GND	GND	Negative power supply
123	DS	I	Mode selection DS= "1" : Mode 1 - Drive display points 116×1, static display, 100% duty cycle without bias DS= "0" : Mode 0 - drive display points 116×2, dynamic display, 1/2 bias 50% duty cycle
124	TEST	I	Keep, NC
125	DATA	I/O	The bidirectional data pin is equipped with a built-in pull-up resistor
126	/WR	I	The write signal is equipped with an internal pull-up resistor, and the rising edge of the signal locks the data to the display RAM.
127	/CS	I	The chip selection signal is equipped with an internal pull-up resistor, which is disabled at high levels and enabled at low levels.
128	/RD	I	Read the signal with an internal pull-up resistor. Read the DATA to the DATA pin along the falling edge of the signal.

6 Functional Description

6.1 Block Diagram



6.2 Display RAM- Storage structure

The static display memory (RAM) has a structure of 58×4 and stores the displayed data. The content of the display RAM is directly mapped to the display content of the LCD driver. Data is stored in RAM through three command forms: read, write, and Read - Modify - write. The mapping relationship between the data in the RAM and the LCD and the working mode of the circuit are related. The working mode is defined by the DS port and is described as follows:

Mode 0: Drive display points 116×2 , dynamic display, 1/2 bias, 50% duty cycle (DS pin grounded)

COM1	COM0	COM1	COM0	Address	Address 6 (A5---A0)
SEG0		SEG1		0	
SEG2		SEG3		1	
SEG4		SEG5		2	
SEG6		SEG7		3	
⋮		⋮		⋮	
SEG114		SEG115		57	
D3	D2	D1	D0	Data/Addr	

Mode 1: Drive display points 116×1 , static display, 100% duty cycle without bias (connect a pull-up resistor to the DS pin to the VDD)

COM0				Address	Address 6 (A5---A0)
SEG0	SEG1	SEG2	SEG3	0	
SEG4	SEG5	SEG6	SEG7	1	
SEG8	SEG9	SEG10	SEG11	2	
SEG12	SEG13	SEG14	SEG15	3	
⋮				⋮	
SEG112	SEG113	SEG114	SEG115	28	
D3	D2	D1	D0	Data/Addr	

6.3 LCD Driver


VKS232 is a dot-matrix storage mapping dual-mode LCD driver. The display mode can be selected through the DS pin:

Mode 0 - Drive display points 116×2, dynamic display, 1/2 bias 50% duty cycle (DS pin grounded)


Mode 1 - Drive display points 116×1, static display, 100% duty cycle without bias (DS pin connected to a pull-up resistor to VDD)

LCD driver output waveforms are as follows:

Mode 0-1/2 bias, 50% duty cycle:



Mode 1-0 bias, 100% duty cycle:



6.4 Communication Interface

The VKS232 has four communication pins.

The /CS pin signal is used to enable/disable communication with the main controller. A high /CS level disables and initializes the internal timing, while a low /CS level enables.

The DATA pin is a serial data input/output pin. Reading/writing data or writing commands must be done through the data pin.

The /RD pin is the READ clock input. DATA from RAM is output to the Data pin at the falling edge of the /RD, and the main controller reads the correct data between the rising edge and the next falling edge of the read signal.

The /WR pin is a clock input pin. The DATA, address or command on the data pin is latched into VKS232 at the rising edge of the /WR.

6.5 Command Format

VKS232 can be operated through software. There are two modes for configuring VKS232 parameters and transmitting LCD display data commands, namely command mode and data mode. The configuration of VKS232 is called command mode, with the ID being 100. The data modes are respectively reading data and writing data. The operation ID for reading data is 110, the operation ID for writing data is 101, and the operation ID for Read-Modify-Write data is also 101.


The ID codes are shown in the table below

Command	MODE	ID
READ	DATA	110
WRITE	DATA	101
Read-Modify-Write	DATA	101
COMMAND	COMMAND	100


7 CMD/Data Timing Diagrams

7.1 READ Mode

Command Code : 110




Successive Address Reading




7.2 WRITE Mode

Command Code : 101




Successive Address Writing




7.3 Read-Modify-Write Mode

Command Code : 101




Successive Address Accessing



7.4 Command Mode

Command Code : 100



8 Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write the data into RAM	
READ-MODIFY-WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Read and write data from RAM	
SYS DIS	100	0000-0000- X	C	Turn off system oscillator	YES
SYS EN	100	0000-0001- X	C	Turn on the system clock	
LCD OFF	100	0000-0010- X	C	Turn off the LCD bias generator	YES
LCD ON	100	0000-0011- X	C	Turn on the LCD bias generator	

Note: X: 0 or 1

A5-A0: Display the RAM bit address

D3-D0: 4-bit display data

D/C: Data/Command Mode

Reset: Default state upon power-on



110,101 and 100 are instruction ids

9 Application Circuits


When the power supply for the single-chip microcomputer (3.3V) and the driver chip (5V) is inconsistent, it is recommended to add a level conversion circuit to the communication pin

R6	R5	Display mode
Welding	Not welded	Dynamic 1/2BIAS 2COM
Not welded	Welding	Static COM0 = COM1

When VDD=5V and VR=7.6K:
The VLCD is approximately 4.2V
It is recommended to use a 20K adjustable resistor for VR to achieve the best display effect and take the resistance value at this time.





When the LCD is only displaying, the RD pin can be left unconnected
For high interference, connect a 10R-1k resistor in series with a small capacitor (pF) to ground.



The SEG pins can be shuffled for the convenience of PCB routing
Note that when writing software, the sequence corresponding to the displayed RAM should also be changed

Dynamic LCD 1/2BIAS 2COM

Static LCD
COM0 and COM1 can be short-circuited together



10 Electrical Characteristics

10.1 Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage	VDD	-0.3~5.5	V
Input voltage	VIN	VSS-0.3~VDD+0.3	V
Storage temperature	TSTG	-50~+125	°C
Operating Temperature	TOTG	-40~+85	°C

10.2 DC Electrical Characteristics


Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
						VDD	Conditions
Operating voltage	VDD	2.4	—	5.2	V	—	—
Operating current	I _{DD1}	—	150	300	μA	3V	No load/LCD ON On-chip RC oscillator
		—	300	600		5V	
Standby Current	I _{STB}	—	0.1	5	μA	3V	No load, Power down mode
		—	0.3	10		5V	
Low-level Input	V _{IL}	0	—	0.6	V	3V	DATA,/WR,/CS
		0	—	1.0		5V	
High-level Input	V _{IH}	2.4	—	3.0	V	3V	DATA,/WR,/CS
		4.0	—	5.0		5V	
DATA	I _{OL}	0.5	1.2	—	mA	3V	VOL=0.3V
		1.3	2.6	—		5V	VOL=0.5V
DATA	I _{OH}	-0.4	-0.8	—	mA	3V	VOL=2.7V
		-0.9	-1.8	—		5V	VOL=4.5V
LCD COM Sink Current	I _{OL1}	80	150	—	μA	3V	VOL=0.3V
		150	250	—		5V	VOL=0.5V
LCD COM Source Current	I _{OH1}	-80	-120	—	μA	3V	VOH=2.7V
		-120	-200	—		5V	VOH=4.5V
LCD SEG Sink Current	I _{OL2}	60	120	—	μA	3V	VOL=0.3V
		-120	200	—		5V	VOL=0.5V
LCD SEG Source Current	I _{OH2}	-40	-70	—	μA	3V	VOH=2.7V
		-70	-100	—		5V	VOH=4.5V
Pull-UP Resistor RUP	R _{PH}	40	80	150	KΩ	3V	DATA,/WR,/CS
		30	60	100		5V	

10.3 AC Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
						VDD	Conditions
System Clock	f_{SYS1}	192	256	320	kHz	3V	On-chip RC oscillator
		—	256	—		5V	
LCD Clock	f_{LCD1}	—	$f_{SYS1}/1024$	—	Hz	—	On-chip RC oscillator
LCD Common Period	t_{COM}	—	n/f_{LCD}	—	sec	—	N: Number of COM
Serial Data Clock (/WR, /RD)	F_{CLK1}	—	—	150	kHz	3V	Duty cycle 50%
		—	—	300		5V	
Serial Interface Reset PW	t_{CS}	—	250	—	ns	—	/CS
/WR, /RD Input pulse width	t_{CLK}	3.34	—	—	μA	3V	Write mode
		1.67	—	—	μA	5V	Write mode
Rise/fall time serial data time width	t_r, t_f	—	120	—	ns	3V	—
						5V	
Setup Time for DATA to /WR,/RD Clock Width	t_{su}	—	120	—	ns	3V	—
						5V	
Hold Time for DATA to /WR,/RD Clock Width	t_h	—	120	—	ns	3V	—
						5V	
Setup Time for /CS to /WR,/RD Clock Width	t_{su1}	—	100	—	ns	3V	—
						5V	
Hold Time for /CS to /WR,/RD Clock Width	t_{h1}	—	100	—	ns	3V	—
						5V	

11 Package Information

11.1 LQFP128(14.0mm×14.0mm PP=0.4mm)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	-	-	1.70
A1	0.10	0.15	0.20
A2	1.30	1.40	1.50
b	0.14	-	0.22
b1	0.13	0.16	0.19
c	0.13	-	0.17
c1	0.12	0.13	0.14
D	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
eB	15.05	-	15.40
e	0.40 BSC		
L	0.42	0.57	0.72
L1	0.95	1.00	1.15
θ	0	-	10°

Note:

1. All dimension are in mm.
2. Dim D&E1 does not include plastic flash;
Flash:Plastic residual around body edge after de junk/singulation.
3. Dim b does not include dambar protrusion/
intrusion.
4. Plating thickness 0.007mm-0.015mm

12 Disclaimer

Warranty and liability — The information provided in this document is believed to be accurate and reliable. However, Shenzhen Vinka Microelectronics Co., Ltd. (hereinafter “the Company”) makes no warranties, express or implied, as to the completeness or suitability of this information for any specific purpose.

In no event shall the Company be liable for any indirect, incidental, or consequential damages, including but not limited to loss of profits, equipment damage, or system failure, arising out of the use of this product or documentation, regardless of the legal theory under which such liability is asserted.

Right to change — The Company reserves the right to modify any information contained herein without prior notice. The latest version of this document is available at:

<https://www.szvinka.com/>

Applicability — This product is not designed or intended for use in life-critical, medical, or safety systems where failure could result in injury or death. The customer shall assume full responsibility for any such use.

Application — All product application descriptions provided herein are intended for illustrative purposes only. The Company makes no representations or warranties, express or implied, regarding the suitability of any specific application without further testing or modification.

The customer is solely responsible for determining whether the Company’s products are appropriate for their intended applications or end customers.

The customer shall ensure proper design practices, implementation safeguards, and operational validation to minimize risks associated with product use.

The Company shall not be held liable for any defects, losses, costs, or damages arising from weaknesses or failures in the customer’s own products or applications, or from the integration or use of third-party products.

Furthermore, the customer shall conduct all necessary testing and validation for any third-party deployment of the Company’s products to avoid potential misuse or associated damages. The Company assumes no liability in this regard.

Commercial terms of sale — Unless otherwise agreed in writing, sales of this product are subject to the Company’s standard terms and conditions of sale. The Company expressly rejects the applicability of the customer’s general terms and conditions.

Export control — This product may be subject to applicable export control regulations. The customer is solely responsible for compliance with such regulations, including obtaining any necessary export licenses.

13 Revision History

No.	Version	Date	Modify the content	Check
1	1.0	2018-08-10	Initial release	YES
2	1.1	2018-10-11	Add reference circuit	YES
3	1.2	2019-03-21	Alignment correction	YES
4	1.3	2025-08-29	Change Description	YES

[1] Please refer to the latest version of this document before starting or finalizing any design.

[2] Since the release of this document, the status or availability of this product may have changed. For the most up-to-date information, please visit:

<https://www.szvinka.com/>